Design and test technology for dependable systems-on-chip

"This book covers aspects of system design and efficient modelling, and also introduces various fault models and fault mechanisms associated with digital circuits integrated into System on Chip (SoC), Multi-Processor System-on Chip (MPSoC) or Network on Chip (NoC)"--

Permalink: http://skupnikatalog.nsk.hr/Record/fer.KOHA-OAI-FER:41310/Details
Ostali autori: Ubar, Raimund, 1941- (-), Raik, Jaan, 1972-, Vierhaus, Heinrich Theodor, 1951-
Vrsta građe: Knjiga
Jezik: eng
Impresum: Hershey, PA : Information Science Reference, 2011.
Predmet:
LEADER 01360cam a22003014a 4500
005 20130718111341.0
008 101201s2010 paua b 001 0 eng
010 |a  2010045850 
020 |a 9781609602123 (hardcover) 
020 |a 9781609602147 (ebook) 
040 |a DLC  |c DLC  |b hrv  |d HR-ZaFER  |e ppiak 
042 |a pcc 
050 0 0 |a TK7895.E42  |b D467 2010 
082 0 0 |a 621.3815  |2 22 
245 0 0 |a Design and test technology for dependable systems-on-chip /  |c Raimund Ubar, Jaan Raik, and Heinrich Theodor Vierhaus, urednici. 
260 |a Hershey, PA :  |b Information Science Reference,  |c 2011. 
300 |a xxv, 550 str. :  |b ilustr. ;  |c 29 cm. 
504 |a Includes bibliographical references (p. 494-533) and index. 
520 |a "This book covers aspects of system design and efficient modelling, and also introduces various fault models and fault mechanisms associated with digital circuits integrated into System on Chip (SoC), Multi-Processor System-on Chip (MPSoC) or Network on Chip (NoC)"-- 
650 0 |a Systems on a chip  |x Design and construction. 
650 0 |a Networks on a chip  |x Design and construction. 
650 0 |a Systems on a chip  |x Testing. 
650 0 |a Networks on a chip  |x Testing. 
700 1 |a Ubar, Raimund,  |d 1941- 
700 1 |a Raik, Jaan,  |d 1972- 
700 1 |a Vierhaus, Heinrich Theodor,  |d 1951- 
942 |2 udc  |c K 
999 |c 41310  |d 41310