|
|
|
|
| LEADER |
03000na a2200229 4500 |
| 003 |
HR-ZaFER |
| 008 |
160221s2017 ci ||||| m||| 00| 0 hr d |
| 035 |
|
|
|a (HR-ZaFER)ferid5786
|
| 040 |
|
|
|a HR-ZaFER
|b hrv
|c HR-ZaFER
|e ppiak
|
| 100 |
1 |
|
|a Milković, Tomislav
|
| 245 |
1 |
0 |
|a Izvedba aritmetičkih naredaba SIMD na procesoru FRISC :
|b završni rad /
|c Tomislav Milković ; [mentor Mario Kovač].
|
| 246 |
1 |
|
|a Arithmetic SIMD Instructions Implementation in FRISC Processor
|i Naslov na engleskom:
|
| 260 |
|
|
|a Zagreb,
|b T. Milković,
|c 2017.
|
| 300 |
|
|
|a 25 str. ;
|c 30 cm +
|e CD-ROM
|
| 502 |
|
|
|b preddiplomski studij
|c Fakultet elektrotehnike i računarstva u Zagrebu
|g smjer: Računalno inženjerstvo, šifra smjera: 40, datum predaje: 2017-06-09, datum završetka: 2017-07-10
|
| 520 |
3 |
|
|a Sažetak na hrvatskom: Cilj ovog završnog rada bio je izvesti skup naredbi za vektorsku obradu podataka (single instruction, multiple data – SIMD) na procesoru FRISC. Trebalo je nadograditi FRISC-ovu arhitekturu novim registrima veće širine te dodati novu aritmetičko-logičku jedinicu koja će moći obrađivati nekoliko podataka odjednom. Dodano je 16 64-bitnih registara te 8 128-bitnih registara. Nova SIMD ALU može raditi s podacima širine 8, 16, 32 ili 64 bita.
Također je prilagođena upravljačka jedinica kako bi na temelju novih naredbi mogla postavljati upravljačke signale za skup registara i SIMD ALU.
Za izradu projekta korištena je pločica Xilinx PYNQ-Z1 temeljena na Artix-7 seriji FPGA. VHDL kod pisan je u razvojnom okruženju Xilinx Vivado WebPack. Izrađena je i simulacija modula dodanih u arhitekturu FRISC procesora te je čitav sustav ispitan i na PYNQ-Z1 pločici.
|
| 520 |
3 |
|
|a Sažetak na engleskom: The goal of this bachelor’s thesis was to implement instruction set for vector processing of data (single instruction, multiple data) in FRISC processor. FRISC processor’s architecture was updated with registers of larger widths and with new arithmetic logic unit which could operate on more data in parallel. 16 new 64-bit registers were added to the register set, along with 8 128-bit registers. The new SIMD ALU can operate on 8-bit, 16-bit, 32-bit and 64-bit data.
The control unit was also updated, so it would set the control signals for register set and SIMD ALU according to newly added instructions.
For development of this project, a Xilinx PYNQ-Z1 board was used, which is based on Artix-7 series FPGA. VHDL code was written in Xilinx Vivado WebPack design suite. Also, a simulation of newly added modules to the FRISC architecture was carried out, along with testing of the whole system on PYNQ-Z1 board.
|
| 653 |
|
1 |
|a single instruction-multiple data
|a SIMD
|a proširenje
|a procesorska arhitektura
|a FRISC
|a Xilinx
|a PYNQ-Z1
|a Vivado
|a arhitektura računala
|
| 653 |
|
1 |
|a single instruction-multiple data
|a SIMD
|a extension
|a processor architecture
|a FRISC
|a Xilinx
|a PYNQ-Z1
|a Vivado
|a computer architecture
|
| 700 |
1 |
|
|a Kovač, Mario
|4 ths
|
| 942 |
|
|
|c Z
|
| 999 |
|
|
|c 48113
|d 48113
|