A roadmap for formal property verification
| Permalink: | http://skupnikatalog.nsk.hr/Record/fer.KOHA-OAI-FER:34595/Details |
|---|---|
| Glavni autor: | Dasgupta, Pallab (-) |
| Vrsta građe: | Knjiga |
| Jezik: | eng |
| Impresum: |
Dordrecht :
Springer,
c2006.
|
| Predmet: | |
| Online pristup: |
Table of contents only Contributor biographical information Publisher description |
| LEADER | 01178cam a22002894a 4500 | ||
|---|---|---|---|
| 005 | 20130713153407.0 | ||
| 008 | 060825s2006 ne a b 001 0 eng c | ||
| 010 | |a 2006471833 | ||
| 020 | |a 1402047576 (hd. bd.) | ||
| 035 | |a (OCoLC)ocm71200310 | ||
| 040 | |a COO |c COO |d HR-ZaFER |b hrv |e ppiak | ||
| 042 | |a pcc | ||
| 050 | 0 | 0 | |a TK7874.58 |b .D37 2006 |
| 082 | 0 | 0 | |a 621.3815 |2 22 |
| 100 | 1 | |a Dasgupta, Pallab. | |
| 245 | 1 | 2 | |a A roadmap for formal property verification / |c by Pallab Dasgupta. |
| 260 | |a Dordrecht : |b Springer, |c c2006. | ||
| 300 | |a xiii, 251 p. : |b ill. ; |c 25 cm. | ||
| 504 | |a Includes bibliographical references (p. [243]-248) and index. | ||
| 650 | 0 | |a Integrated circuits |x Verification. | |
| 856 | 4 | 1 | |3 Table of contents only |u http://www.loc.gov/catdir/toc/fy0705/2006471833.html |
| 856 | 4 | 2 | |3 Contributor biographical information |u http://www.loc.gov/catdir/enhancements/fy0824/2006471833-b.html |
| 856 | 4 | 2 | |3 Publisher description |u http://www.loc.gov/catdir/enhancements/fy0824/2006471833-d.html |
| 906 | |a 7 |b cbc |c pccadap |d 2 |e ncip |f 20 |g y-gencatlg | ||
| 942 | |2 udc |c K | ||
| 955 | |a of10 2006-10-26 to ASCD |i jx09 2006-12-14 |a aa29 2007-01-04 | ||
| 999 | |c 34595 |d 34595 | ||